Generating All Two-MOS-Transistor Amplifiers Leads to New Wide-Band LNAs by Bruccoleri, Federico et al.
1032 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 7, JULY 2001
Generating All Two-MOS-Transistor Amplifiers
Leads to New Wide-Band LNAs
Federico Bruccoleri, Student Member, IEEE, Erik A. M. Klumperink, Member, IEEE, and Bram Nauta, Member, IEEE
Abstract—This paper presents a methodology that system-
atically generates all 2-MOS-transistor wide-band amplifiers,
assuming that a MOSFET is exploited as a voltage-controlled
current source (VCCS). This leads to new circuits. Their gain
and noise factor have been compared to well-known wide-band
amplifiers. One of the new circuits appears to have a relatively low
noise factor, which is also gain independent. Based on this new
circuit, a 50–900 MHz variable-gain wide-band low noise amplifier
(LNA) has been designed in 0.35- m CMOS. Measurements show
a noise figure between 4.3 and 4.9 dB for gains from 6 to 11 dB.
These values are more than 2 dB lower than the noise figure of
the wide-band common-gate LNA for the same input matching,
power consumption, and voltage gain. IIP2 and IIP3 are better
than 23.5 and 14.5 dBm, respectively, while the LNA drains only
1.5 mA at 3.3 V.
Index Terms—low noise amplifiers, LNAs, systematic genera-
tion, variable-gain amplifier, voltage-controlled current source,
VCCS, wide-band amplifier.
I. INTRODUCTION
WIDE-BAND low noise amplifiers (LNAs) are used incommunication systems where several signal channels
are processed simultaneously. For narrow-band LNAs, low
noise figure, high gain and impedance matching are obtained
at relatively low power consumption exploiting the quality
factor of coil-based matching networks [1], [2]. This solution
is not practical for wide-band applications requiring more
than one decade of bandwidth such as for cable TV networks
(i.e., 50–900 MHz bandwidth) due to the complexity of the
required wide-band matching networks. In such cases, solutions
exploiting the wide-band nature of transistors and resistors
are typically used. Wide-band amplifiers in deep-submicron
CMOS are attractive in order to enable the realization of
low-cost highly integrated systems. Nevertheless, wide-band
amplifiers are typically designed in silicon bipolar or GaAs
technologies, while little work has been published in CMOS
[3], [4].
Designers generally conceive new amplifier circuits ex-
ploiting their creativity, intuition, and experience. In contrast,
this paper presents a systematic approach, which leads to
new wide-band CMOS LNA circuits. Specifically, we have
developed a methodology that systematically generates all
the wide-band amplifier circuits with two MOS transistors,
assuming that a MOSFET is exploited as a voltage controlled
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current source (VCCS). Important reasons to proceed in this
way are:
• Wide-band amplifiers exploit the transconductance of
the MOSFET to define small-signal functional properties
such as input impedance and gain. This depen-
dence is essentially accounted for, modeling the small-
signal operation of the MOSFET in saturation via a linear
VCCS V with [Fig. 1(a)]. This model is
valid over a wide frequency range.
• Widely used textbook wide-band circuits [5] such as the
common gate, common source, common drain, and the
common source shunt-feedback amplifier stages can be
seen as 1VCCS or 2VCCS circuits. They are used as
simple wide-band LNAs or as building blocks for the
construction of larger wide-band LNAs.
The aim of this paper is to answer the question, are there
other useful two-MOS-transistor wide-band amplifiers than the
well-known 1VCCS and 2VCCS circuits mentioned above? To
find the answer, we have developed a systematic methodology
generating all the wide-band amplifiers with 2VCCSs.
The paper is organized as follows. In Sections II and III,
the systematic generation methodology is presented. Section IV
deals with a comparison of the gain and noise performance of
the generated amplifiers. The amplifier with the best noise per-
formance is then selected and Section V presents the design of
a wide-band LNA. Section VI deals with the measurements and
in Section VII, conclusions are given.
II. THE SYSTEMATIC APPROACH
Our aim to find new wide-band LNA circuit topologies is
pursued generating all the amplifier circuits with two MOS
transistors. However, even if a MOSFET is considered as a
three-terminal device (i.e., neglecting the bulk), many different
two-port circuits with two transistors are possible! To manage
this complexity, a systematic generation methodology has been
conceived, which consists of two main parts:
1) Generate All 2VCCS graphs. A MOS transistor in satu-
ration is modeled as a linear VCCS with a graph repre-
sentation given by a and branch [Fig. 1(a)]. Graph
theory is then applied to find all possible circuit topolo-
gies. Using a symbolic analysis program, all the graphs of
two-port circuits with 2VCCSs (i.e., VCCS and VCCS
with transconductances and ) are generated and an-
alyzed. This leads to 145 potentially useful cases: the
2VCCS graph database [Fig. 1(b)]. Linear two-ports of
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Fig. 1. (a) A MOSFET in saturation can be modeled as a linear VCCS. The
topological properties of a VCCS can be represented by a graph with a v and i
branch. (b) All potentially useful graphs of two-port circuits with 2VCCS have
been generated (i.e., the 2VCCS graph database) [6], [7].
Fig. 2. A 2VCCS circuit as linear two-port described by fA;B;C;Dg
parameters, which are function of the transconductances g and g of the
2VCCS. Two-port equations using fA;B;C;Dg parameters are also shown.
2VCCS graphs are described in terms of
transmission parameters (see their definitions in Fig. 2).
2) Select two-MOS-transistor wide-band amplifiers. Graphs
of 2VCCS circuits that functionally act as wide-band am-
plifiers are selected. Graphs that can be implemented as
two-transistor circuits are ultimately considered.
The first part of this methodology is presented elsewhere [6],
[7]. In this paper, the second part concerning the amplifier se-
lection and design is presented.
III. SELECTION OF TWO-MOS-TRANSISTOR AMPLIFIERS
The functional behavior (e.g.: and ) of a
linear two-port circuit is univocally defined if its two-port pa-
rameters and the source impedance and load impedance
are known [Fig. 3(a)]. We select graphs of 2VCCS wide-band
amplifiers reversing this chain of reasoning, that is [Fig. 3(b)]:
upon assigned and , we first define the functional
Fig. 3. (a) Two-ports parameters plus Z and Z define the functionality of
a two-port. (b) The reverse reasoning is used for the systematic selection of
wide-band amplifiers with two MOS transistors.
requirements of a wide-band amplifier. Then constraints on
the parameters of 2VCCS two-ports are derived,
which are used as selection criteria. Graphs of wide-band am-
plifiers are ultimately implemented as MOS transistor circuits.
This concept is implemented in a four-step procedure. To do
so, we have assumed a real source impedance as we
were interested in cable-modem-like LNA applications and a
capacitive on-chip load impedance (mixer
input capacitance for a zero-IF receiver). In the next sections,
each step of this procedure is discussed.
A. STEP1: Amplifier Functional Requirements
The following functional requirements are found important
for a wide-band amplifier:
• Forward gain . A forward voltage gain is
needed to boost weak input signals above the noise floor
of the following stage.
• Input impedance . Source impedance matching
is required to avoid signal reflections termi-
nating the input coaxial cable.
• Stability. In RF/microwave designs, stability is typically
required unconditional [8]. The latter means a stable am-
plifier for any value of passive source and load impedance.
• Frequency behavior. A two-port is assumed wide band if
its transfer functions are frequency independent for more
than one decade of frequencies (e.g.: 50–900 MHz for a
cable TV network).
B. STEP2: Constraints on Parameters
The above requirements are translated into constraints on the
parameters.
1) Useful Combinations of : Useful com-
binations of two-port parameters are obtained studying
the dependence of and as a function of the
parameters and . The aim is to obtain
impedance matching and voltage gain over a wide range
of frequencies. According to the expression in Fig. 2,
at least two nonzero transmission parameters are necessary
to provide a different from . This corresponds
to nine combinations of transmission parameters, namely,
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Fig. 4. Qualitative behavior of jZ j versus frequency for different
combinations of two-port parameters, assuming Z = 1=(j!C ).
,
where the letters refer to nonzero transmission parameters
(for instance refers to a two-port with parameters
). Fig. 4 shows the qualitative behavior of
versus frequency for the cases selected above assuming
.
Clearly, the strong frequency dependence of ham-
pers a wide-band impedance matching for cases
and . For the other cases
, a wide range of frequencies exists
where is real and can be matched to the source .
However, cases and show a frequency de-
pendent gain , while case
cannot simultaneously provide a wide-band (i.e., requires
) and (i.e., requires ).
Concluding, the defined wide-band amplifiers are two-ports
with transmission parameters: .
2) Value of : The forward gain of a
two-port driving a capacitive load can be
written as
(1)
From (1), is larger than 1 if .
Conditions for the unconditional stability of a two-port net-
work are [9]:
and and (2)
where is the real part and is an impedance parameter
of the two-port. Using parameters and for
, (2) leads to
and
(3)
It can be verified that to satisfy (3), it is necessary and sufficient
to require parameters to have all the same sign.
C. STEP3: 2VCCS Graphs Selection
Graphs of 2VCCS wide-band amplifiers are now selected
using the constraints on the parameters derived
Fig. 5. Four generated wide-band amplifiers represented in terms of (a)
VCCSs and (b) transistors.
so far. This is done checking the availability of the desired
two-port circuits within the 2VCCS database. However, only
graphs that can be implemented as two-MOS-transistor circuits
are ultimately considered. This means that only 2VCCS graphs
using VCCSs with three terminals are considered. Starting from
an initial set of 145 2VCCS graphs, 19 graphs corresponding
to cases are found while no
cases are present in this database. However, ultimately only one
and three cases fulfill all the requirements.
Fig. 5(a) shows their representation in terms of VCCSs.
D. STEP4: Transistor Circuit Implementation
The graphs of 2VCCS wide-band amplifiers are now imple-
mented as follows. 1) VCCSs are replaced with nMOS transis-
tors because they are faster than pMOS transistors. 2) Circuit
arrangements that re-use dc currents are chosen to minimize the
number of bias sources. This lowers power consumption or re-
duces the performance degradation due to bias circuitry (e.g.,
bias noise).
IV. COMPARISON OF THE GENERATED AMPLIFIERS
The four generated wide-band amplifiers are shown in
Fig. 5(b) (biasing not shown). Next to well-known wide-band
amplifiers such as the common gate (Amp4) and the shunt feed-
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TABLE I
AMPLIFIER’S SMALL SIGNAL PARAMETERS
back common source (Amp3) amplifiers, two other wide-band
amplifiers (Amp1 and Amp2) are found. The latter, as far we
know, are new two-MOS-transistors circuits. Nevertheless,
Amp1 and Amp2 are related to Amp4 and Amp3, respectively.
Amp1 can be derived from Amp4 if the terminal of VCCS
is disconnected from the node (0) and connected to the node
(1). Amp2 is obtained from Amp3 if the terminal of VCCS
is disconnected from the node (1) and connected to the node
(0). An important question now arises: Do these changes in
the interconnection of VCCS lead to circuits that also have a
better performance? To answer this question, we compare the
small signal parameters and noise factor of Amp1 versus
Amp4 and Amp2 versus Amp3. For a first order estimation
of the performance only the signal path is considered while
a simplified modeling of the MOS transistors with VCCSs is
used. This means that parasitic effects such as MOS output
conductance , body transconductances , and capacitances
are neglected. This is because the node impedance of the
generated wide-band amplifiers is dominated by the MOS gate
transconductance and the relation
typically holds. Moreover, due to the low node impedance
gm , the effect of capacitances can be neglected up to
relatively high frequencies. As a final note on modeling, we
state that narrow-band coils-based amplifiers are typically
more sensitive to inaccuracies in the device modeling respect to
the wide-band counterpart. This is because energy storing/dis-
sipating parasitic elements decrease the quality factor of
matching networks and shift the resonance frequency (reactive
parasitic), strongly affecting the performance.
A. Small Signal Parameters: and
In Table I, the small-signal parameters of the 4 wide-band
amplifiers are shown as a function of the and . As far as
and are concerned, there is no basic differ-
ence between Amp1 and Amp4 (for ). However, for
Amp1 the voltage gain is the superpo-
sition of the gain of two sub-stages connected in feed-forward:
a common gate stage Ma-Mb with gain and a
source follower stage Mb with gain . This extra gain
contribution, allows Amp1 to easily provide gain higher than
1. Amp2 provides a somewhat increased forward gain with re-
spect to Amp3. Both circuits have a reverse gain in the order
of 1 . This may not be enough for applications requiring
high isolation between the local oscillator and the LNA input.
In this case, can be decreased cascading a second stage.
1jA A j = 1 can be obtained also using an ideal passive 1 : n step-up
transformer. However, practical implementations of on-chip wide-band trans-
formers (e.g.: 50–900 MHz for cable TV modems) on standard CMOS processes
suffer for relatively poor performance.
TABLE II
AMPLIFIER’S NOISE FACTOR (NEF = NEF   NEF )
Fig. 6. Noise figure versus gain A for the generated amplifiers upon input
matching (NEF = NEF = 1:5).
B. Noise Figure
To analyze the noise figure (NF) of the amplifiers, a model for
the thermal noise of the VCCS is needed. This is done placing a
noise current source in parallel to the output port of the VCCS
with a power spectral density
(4)
where and NEF is the noise excess factor of
VCCS (i.e., the noise (4) divided by the noise current of a re-
sistor with ). For instance, if the VCCS is a deep-
submicron MOS transistor, then and
[10] holds, where and have the usual
meaning.
The noise factor of the four amplifiers is shown in Table II
as a function of the gain upon input matching: .
For all the amplifiers, is limited to (i.e., for
infinitely large). This occurs because the input matching
requirement imposes the transconductance of the input
VCCS to be equal to . This limits the output signal-to-
noise ratio (SNR) and so . Nevertheless, differences among
the amplifiers arise from the way this limit can be reached. This
is shown in Fig. 6, where the noise figure




2Since NEF is bias dependent via both  and the ratio g =g , the identity
NEF = NEF = 1:5 is an approximation.
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Fig. 7. Path of the noise current associated with VCCS in Amp1: output noise
voltage cancellation occurs for g R = 1.
We see that Amp2 has a better NF than Amp3. More inter-
estingly, the NF of Amp1 is significantly lower than in all the
other cases (i.e., more than 2 dB lower up to dB) and
it is constant. This behavior is uncommon for low noise am-
plifiers, which typically show a rather steep increase in NF for
decreasing . To understand this behavior we look at the NF
of Amp1 in detail. The (spot) noise factor of a linear two-port
is related to its output noise power spectral density
and the gain as [2]
(5)
Equation (5) can be rewritten as
(6a)
(6b)
where - can now be interpreted as the ratio between the
equivalent input noise of the two-port and the noise
of the source . For Amp1, the output noise power spectral
density is
(7)
Interestingly, for there is no output noise contribution
coming from input device VCCS , regardless the value of
This noise cancellation mechanism can be better understood if
one look at the path of the instantaneous noise current coming
out from VCCS as shown in Fig. 7.
Depending on the value of and the source impedance ,
an instantaneous noise current
Fig. 8. A 50–900 MHz variable-gain wide-band LNA based on Amp1. The
load is the on-chip bond pad capacitance C .
flows out from VCCS . This current produces two fully corre-
lated noise voltages and respectively across
the source resistor and the input voltage port of VCCS
(see Fig. 7). Since the output noise voltage is equal to
the instantaneous difference between and ,
exact cancellation of the output noise due to VCCS
occurs for . In this case, using (5),
the noise factor of the amplifier is easily shown to be equal
to .
Changing now the value of (and so the forward gain )
one would expect the of Amp1 to vary too. However, for
and upon input matching ,
(7) can be rewritten as
(8)
Equation (8) says that the output noise power of Amp1 is pro-
portional to . Using (6b) upon , we find that
is equal to for any value of (i.e., any value of ).
It is because of this better noise factor compared to the other
amplifiers that we have selected Amp1 for a silicon realization.
In the next section, the design of a wide-band LNA based on
Amp1 is discussed.
V. DESIGN OF A WIDEBAND CMOS LNA
LNAs are nearly always found in any receiving systems
where high sensitivity needs to be achieved. In such systems,
wide-band LNAs with variable gain may be desirable in order
to relax the linearity requirements of the following (active and
so inherently noisy) mixer circuit. Moreover, there are applica-
tions where only a little increase in noise figure is acceptable at
low gain in order to preserve the signal-to-noise-plus-distortion
ratio (e.g.: [11]).
The new amplifier topology Amp1 represents a possible op-
tion if a noise factor in the order of is acceptable. This
is typically the case of a cable modem like application where a
noise figure between 4–6 dB is found. In Fig. 8, the schematic
of a variable gain 50–900 MHz wide-band CMOS LNA based
on Amp1 is shown.
This LNA is designed to match a 75- source while driving
an on-chip capacitive load of about 0.3 pF. For the test chip,
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Fig. 9. Chip photo of the wide-band CMOS LNA.
Fig. 10. Forward gain A versus frequency.
the capacitance of the output bond pad has been used.
Variable voltage gain from 6 to 12 dB is obtained changing the
width of transistor in four discrete steps using transistors
and . This is done placing two pMOS switches
and in series to the drains of and . These switches
do not degrade the LNA performance being out of the RF signal
path. The gates of transistors are ac coupled to the RF
input node by a simple - - high-pass filter with
a 3-dB corner frequency much lower than 50 MHz. This al-
lows also to set the dc voltage at the gates of to .
From the biasing point of view, transistors and resis-
tors operate as a current mirror, driven by an external
source. Within the frequency band of interest, capacitance
shunts the gate of to while further decouples
from the biasing node. To save area, and are realized
with MOS transistors.
The noise factor of Amp1 can be written as
(9)
Fig. 11. Reverse gain A versus frequency.
Fig. 12. VSWR versus frequency.
where is the NF of Amp1 as given in Table II while
accounts for the remaining independent thermal noise sources
associated with the distributed poly-gate resistance of the MOS,
the substrate resistance and the biasing devices. The distributed
gate resistance can be minimized using a multifinger layout
structure with the gate contacted at both the sides [12] while
the effective resistance between the body of the nMOS and the
external ground is reduced using a many substrate contacts near
the device [1]. The bias circuitry has a less negligible impact on
the overall noise factor . Specifically, and are
the main contributors. For , ne-
glecting other capacitances, becomes
The first term represents the effect of the current mirror
assuming that effectively shunts the
gate of to . It can be made small for .
However, for and a dc current of about 1.5 mA, the
voltage across easily becomes large. As a compromise,
is chosen, which limits the increase in noise
factor to 0.1 while keeping enough voltage headroom for the
circuit. The second term is associated with the noise of
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Fig. 13. NF versus frequency for different gain settings.
and prevalently degrades the NF at low/medium frequencies.
Therefore, pF and K have been chosen
to achieve a good compromise between the reduction of the
in the low side of the frequency band, area consumption and the
increase of at high frequencies due the parasitic backplate of
(between the input node to ).
VI. MEASUREMENTS
The LNA has been realized in a 0.35- m CMOS. In Fig. 9,
the chip photo is shown. The LNA forward gain , reverse
gain , and input VSWR are shown in Figs. 10, 11, and 12,
respectively. They were obtained from on-wafer measurements
of parameters.
Forward gain varies in four steps from 6.2 to 11 dB while
the worst-case 3 dB bandwidth (i.e., maximum gain) is some-
what above 900 MHz and is mainly limited by the (dominant)
output pole (i.e., is about 240 ). Reverse gain is
better than 30 dB over the whole band. At low frequency,
is limited by the finite output conductance of . At high fre-
quencies, the gate–source capacitance of creates a para-
sitic path to the input node that increases . The input voltage
standingwave ratioVSWR is less than1.6over thewholeband.
The noise figure measurement requires more care. The LNA
is designed to match a 75- source while driving a capacitive
load. To measure the LNA noise figure (with HP8970B), two
problems are faced. First, standard 50- interfaces for the LNA
are required. This is particularly important at the LNA output
where the impedance can be as large as 240 . Thus, a mi-
crowave tuner is used to match the LNA output to 50 for each
gain step and frequency point. At the LNA input, we do accept
the relatively small mismatch . Second, it can be
easily shown that the available power gain barely ex-
ceeds 0 dB. This leads to a sensitivity problem in the NF meter as
the accuracy relation dB
is not fulfilled [13]. This problem is solved placing a wide-band
LNA (Mini-Circuits ZFL-1000LN) behind the tuner. Using this
measurement setup and after accounting for both the tuner and
PCB losses, the noise figure of Amp1 has been extracted from
measurements (Fig. 13) for frequencies from 400 to 900 MHz
Fig. 14. NF at 500 MHz versusA for Amp1 (both measured and simulated
using MOS model 9) and a common-gate (CG) LNA obtained form Amp1
connecting the gate of M to V and resizing them for the same gain.
All the curves are referred to 50 
.
Fig. 15. IIP2 and IIP3 for maximum gain.
(the frequency limitation is due to the availability of only a
high-frequency tuner).
Clearly, a relatively constant NF between 4.3 and 4.9 dB is
observed for all gain settings. Residual variations of NF are at-
tributed to the impedance mismatch at the LNA input,3 body
effect, and the bias dependence of 4 . Fig. 14 shows the NF of
Amp1 at 500 MHz (both measured and simulated values) versus
the gain together with the simulated NF of a common-gate
(CG) LNA.
The wide-band CG LNA has been obtained from Amp1 in
Fig. 8, connecting the gate of transistors to and re-
sizing them in order to obtain the same . In good agreement
3F is constant for Z = R , which is not the case for our measurement
setup (Z = 50 
 and Z = 75 
). A somewhat lower and more constant
NF is expected for Z = Z = 75 
, as was verified by simulations.
4From simulation, a limited increase of all the NF curves is expected for fre-
quencies approaching the  3 dB bandwidth of the amplifier. However, as the
tuner resonates the capacitance at the output node, this effect is not observed
during measurements.
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Fig. 16. IIP2, IIP3, and 1 dBCP versus A .
TABLE III
MEASUREMENTS AT MAXIMUM GAIN.
with simulations, the new wide-band LNA based on Amp1 pro-
vides a rather constant NF, which is at least 2 dB better than
the (simulated) NF of the wide-band CG LNA for the same
matching, power and gains.
Fig. 15 shows the input-referred second- and third-order in-
tercept points (IIP2 and IIP3) extrapolated from measurement
data at maximum gain.
In Fig. 16, IIP2, IIP3, and 1-dB compression point (1 dBCP)
versus the forward gain are shown. IIP2 is between 23.6
and 27.4 dBm and IIP3 is between 14.5 and 14.7 dBm. The
1 dBCP is between 8 dBm and 6 dBm, which is about 20 dB
smaller than the corresponding values of IIP3, while 9.6 dB is
expected from simple theory [2]. These high values of IIP3 com-
pared to the 1 dBCP suggest that some nonlinearity compensa-
tion effect occurs.
It is well known that a common-source amplifier stage with a
MOS connected in diode configuration as load can have a very
high IIP3 (i.e., the – conversion of the load is the inverse
function of the input – conversion) but finite 1 dBCP (limited
by biasing for class-A circuits). For the common-gate amplifier
and Amp1, a similar behavior occurs.
The LNA drains only 1.5 mA at 3.3-V supply and the die area
is 0.06 mm . A summary of the measurements at maximum gain
is shown in Table III.
VII. CONCLUSION
A methodology generating systematically all two-MOS-tran-
sistor wide-band amplifiers has been presented, assuming that
a MOSFET is exploited as a VCCS. The methodology renders
two new circuits. Using a VCCS-based symbolic macromodel,
gain and noise factors of the new amplifiers have been compared
to well-known circuits. One of the new circuits (i.e., Amp1)
has a relatively low noise factor, which is also gain indepen-
dent. This amplifier has been used to design a 50–900 MHz
variable gain wide-band LNA in a 0.35- m CMOS technology.
Measurements on the new LNA show a rather gain-indepen-
dent noise figure below 5 dB. This value is at least 2 dB lower
than the noise figure of the wide-band common-gate LNA for
the same input matching, power consumption, and voltage gain.
This demonstrates that our systematic methodology can be a vi-
able approach to find new useful circuits.
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